

SEGA

SEGA OF AMERICA, INC.
Consumer Products Division

Rex Sabio
242
32X
H/W Information

Doc # MAR-25-R5790-000001

© 1994 SEGA. All Rights Reserved.

CONFIDENTIAL

PROPERTY OF SEGA

32X HW Information (1)


General Target Items

April 26, 1994

1. 32RAM (3 bytes read / single write)
 - Read 11 Clock/Word
 - Write 2 Clock/Word
2. 32X Mode, cartridge access, wait count (R/W command)
 - SH2 6 wait (min) - 15 wait (max)
 - SH2C 0 wait (min) - 5 wait (max)
3. 68K system register access, wait count (R/W command)
 - 0 wait
4. 68K VDP access, wait count
 - Frame buffer (Read) 2 wait (min) 164 wait (max)
 - Frame buffer (Write) 0 wait
 - Register (Read) 2 wait
 - Register (Write) 0 wait
 - Palette (Read) 2 wait (min) - 64 psec
 - Palette (Write) 0 wait (min) - 64 psec

Note: The wait count is a convenience of each CPU operation clock.
A wait count of 64 psec means that a width of 1 line on the display screen is required.

5. When 720 dots of pixel data cannot be recorded within the frame buffer, caution must be used because the image data is displayed. (Page table is drawn)



6. 0 bytes cannot be written to the frame buffer but 1 - FF can. 0 word write is possible.

320 Hwy Information (2)

Target Ver. 1.0 Feature (and differences with Ver. 2.0)

卷之三

1. Integer Data Structures

卷之三

	default	status	default
1.1 JARVISDT	ON	0-1 SHDN-M00	OFF
1.2 NTSC/PAL	OFF	2-0 SHDN-M01	ON
1.3 H-0	OFF	2-1 SHDN-M02	OFF
1.4 H-0	OFF	2-2 SHDN-M03	OFF
		2-3 SHDN-M04	ON
		2-4 SHDN-M05	ON
		2-5 SHDN-M06	ON
		2-6 SHDN-M07	ON
		2-7 H-0	OFF
		2-8 H-0	ON

NOTES FROM THE FIELD

WFC3-UVIS

Digitized by srujanika@gmail.com

	Setting	NTSC (Default/PAL)	OPCODE (Default/PAL)
1-1 R01001	ON	JF1 ON	OFF
1-2 R01011	ON	JF2 ON	ON
1-3 R01010	ON	JF3 ON	ON
1-4 D-4	ON		
1-5 R-6	OFF		
1-6 R-6	OFF		
1-7 R-6	OFF		
1-8 R-6	OFF		

— 20 —


- If the D4 board master is used, set the board DSW1-1 to ON and DSW1-2 to OFF.
- When D4 board master is used, set the D4 board DSW1-1 to OFF and DSW1-2 to ON.

Other 1970s authors

The House of God



Digitized by srujanika@gmail.com



Class Name: *TELEGRAM*



2. SH4 L/F Implementation Time

SH4-2 Access Destination	Target Ver. 1.0	Target Ver. 2.0
Boot ROM (ROM)	3 Clock	3 Clock
System Register (SRV)	3 Clock	3 Clock
SH4 Register (SH4R)	8 Clock (max.)	7 Clock (max.)
Memory (MEM)	16 Clock (max.)	7 Clock (max.)
Processor Register (PR)	1 Clock (max.)	1 Clock (max.)
Processor Register (PR) Write	16 Clock (max.)	11 Clock (max.)
Processor Register Read (Read)	16 Clock (max.)	11 Clock (max.)
Processor Register Read (Write)	16 Clock (max.)	11 Clock (max.)
Processor Register Read (Read/Write)	16 Clock (max.)	11 Clock (max.)
Processor Register Write (Write)	16 Clock (max.)	11 Clock (max.)
Processor Register Write (Read/Write)	16 Clock (max.)	11 Clock (max.)
Processor Register Write (Read/Write/Write)	16 Clock (max.)	11 Clock (max.)
Total Clock (max.)	16 Clock (max.)	11 Clock (max.)

SH400 Access Destination	Target Ver. 1.0	Target Ver. 2.0
System Register (SRV)	4 Clock	4 Clock

Note: When access to the SH4-2 Processor Buffer assumes a contention access with an 8-Clock Cycle. When the 8-Clock is inserted between accesses, the total access time is shortened only by the number entered by the 8-Clock Register (maximum value is a 3-Clock minimum cycle).

- 3 The boot ROM used for Ver. 1.0 SH4-2 generator ROM/ROM with 4-Mbit. Ver. 2.0 and after use a 4-Mbit SDRAM, but because the SH4-2 setting is regarded as 2-Mbit, the setting with ICB should be changed to 4-Mbit. At volume production, 2-Mbit SDRAMs are used. While implementing a 4-Mbit setting during development, please delete the setting program.
- 4 Displays dot distortion with MD¹. Left 1/3 dot for Ver. 1.0 (1/3 dot left or right for Ver. 2.0). Between 1/2 dot left to 1/2 dot right for mass production goods (undefined by MD version).
- 5 Difference of brightness with MD. Ver. 1.0 brightness is slightly different; Ver. 2.0 brightness is identical. In Ver. 1.0, the monitor could be unstable due to color variation in the draw data bandwidth.
- 6 Ver. 1.0 can't read the PWM register; Ver. 2.0 can.


May 8, 1994

- 7 Ver. 1.0 cannot use the CD-ROM L/F. Ver. 2.0 can. Measures against Ver. 1.0 could be taken and released as Ver. 1.x CD, but only in special cases. However, these measures are normally not applied.
- 8 In Ver. 1.x, anything other than "JAPAN" is not allowed. (See DDF SW [7]-6797). 1 to 0N: CD/F Boot ROM for the US becomes Boot ROM for Japan use. (Ver. 1.x only) (May 21, 1994)

9. The following maintenance work should be performed to prevent the PSL

- For Target Ver. 1.0
 - [1] Dip switch changes of the main board

© Crystal structure of the main board



RI-Espresso exchange of the LiTf board



(d) Changes in 'YB' board names and numbers



- Fix Target Ver 1.0
 (1) Change the game to fit Target Ver 1.0
 (2) Crystal achievements converted/Expanded



(4) Change in VDP board Dup switch DIP301-1 is on

■ Panel contributions

Ver 1.0 Main Board (171-67978), L/F Board (171-6615A), VDP Board (171-6636A)

10. DMA (using FIFO) restrictions from 64kB to SP2.
Limit the amount of data sent per transfer in Ver. 1.0 to under 100h words.
Due to the characteristics of the ALTERA chip, countermeasures per Ver. 1.0 are not possible.

This restriction does not apply in Ver. 2.0

Rex Sabio
242

32X H/W Information (3)

Items Related to ICE and Peripheral Development Devices

May 8, 1994

1. ICE CPU mode setting

- 87000 Set to 0E if using master per command ROM, set to 2E if using slave
- EVA board Set short pin 36 to OV if using master, set to OFF if using slave

2. SH2 socket Master/Slave position




May 27, 1994

1. Procedures when using a 32 MB SRAM board

- The 32 MB SRAM W/ROM board can substitute for the SH2 RAM board when both 8000 and SH2 are running.
- The modifications in the software are required for 32X development.
- There are no problems when running 8000 and 32X independently.
- There is no need for modifying MD development.




• [View the Method of the Project](#) [View the Project Report](#)



General June 1, 1893

• Modification Method of the 18 Pin SMD ROM IC Board



Work Procedure

1. Lift pin 1 of U31 and U32.
2. Lift pins 13, 14, and 15 of U30.
3. Add jumper between pin 16 of U30 and pins 13 and 14 of U31.
4. Connect pin 15 of U30 to GND (pin 8).
5. Add jumper between pin 9 of U30 and pin 1 of each U31 and U32.

• After Modification

